#### **Future Developments in Semiconductors**

#### Oldenburg, July 11th 2003

Dr. Sönke Mehrgardt Chief Technology Officer InfineonTechnologies AG




Never stop thinking.



- Basics The Semiconductor Market
  - Moore's Law
- Three barriers Lithography
  - Low-k
  - High-k
  - Outlook Future Technologies
  - Applications
- Biochips
- Power Supply



### The Semiconductor Market





#### The Semiconductor Market


Our Industry is pretty large, ... ... but even larger are

Wal-Mart\$220 Billion in 2002("Big Karstadt")Exxon\$205 Billion in 2002(Oil)

Sönke Mehrgardt Oldenburg July 11th, 2003



# The worst cycles in four decades of semiconductors




Page 5

Sönke Mehrgardt Oldenburg

July 11th, 2003



#### DRAM – Sales in bit und US \$






- Semiconductors have developed dramatically for over 40 years
- The technology development was breathtaking and has even accelerated recently
- However: More and more tough barriers come into sight (e.g. the atoms!)

Can we keep the development speed??

Oldenburg July 11th, 2003




#### **Exponential Improvements - Feature Size**





Example - 4 Gbit DRAM (approx. 2005):250,000 text pages or 10 h music

■ 1,000 Billion atoms/bit




Comparison:

- 10 Billion atoms/bit: Human brain
- 20 atoms/bit: Genetic information





Example: Price of one Lithography Machine (Stepper)



Sönke Mehrgardt Oldenburg July 11th, 2003



# ... and very, very big!



Lithographie: 157nm Stepper



Page 12

#### Moore's Law



### "Moore's Law"

#### The improvements result from three effects

1/3 gain from increased chip size: chip size increasing exponentially

1/3 gain from lithography: minimum feature sizes decreasing exponentially

1/3 gain from circuit and design innovation ("circuit cleverness"):

"There is no room left to squeeze anything out by being clever. Going forward from here we have to depend on two size factors - bigger dice and finer dimensions."

(Gordon E. Moore, Proc. IEDM, 1975, p.11)


#### Prediction 1975

*Circuit density or capacity of semiconductor devices doubles every eighteen months or quadruples every three years* 

July 11th, 2003




#### Moore's Law from 1970 to 2002, an exponential success story



Sönke Mehrgardt Oldenburg July 11th, 2003



#### But costs and invest also explodes exponentially!



Source: IC Insights, McClean Report 2002, Semiconductor Business News 01/07/03



## Gordon E. Moore at the ISSCC 2003



#### **Gordon E. Moore**

Sönke Mehrgardt Oldenburg July 11th, 2003



### Gordon E. Moore at the ISSCC 2003

# NO EXPONENTIAL IS FOREVER ....


# BUT

# WE CAN DELAY "FOREVER"

Sönke Mehrgardt Oldenburg July 11th, 2003



### 1 Micron and Below



Sönke Mehrgardt Oldenburg July 11th, 2003 1Å = 0.1nm = 10<sup>-10</sup> m (Anders Jonas Ångström, 1814 - 1874)



 $t_{ox}/\alpha$ 

 $W/\alpha$ 

 $L/\alpha$ 

 $X_i / \alpha$ 

 $N_A \alpha$ 


Scaling by a factor of  $\alpha$  (about 1.4 every 2 years): Voltage  $V/\alpha$ 

Oxide thickness (Wire) width (Gate) Length (Junction) Depth Substrate Doping

#### Results in

Density Speed Power per circuit Power density  $\approx \alpha^{2}$  $\approx \alpha$  $\approx 1/\alpha^{2}$ constant

#### Single-Gate FET



#### (AMD: IEDM 2001 late news paper)




#### With each technology generation we achieved:

Performance:	<b>1.2x</b>
Density:	<b>2</b> x
Power Consumption:	<b>0.5</b> x
Cost:	≤ <b>1.15x</b>

Sönke Mehrgardt Oldenburg July 11th, 2003



#### **Technology Roadmap Devices**





#### Lithography

Sönke Mehrgardt Oldenburg July 11th, 2003




#### **Technology Roadmap Lithography**

	Complexity increase					
ASIC printed L <sub>Gate</sub>	90nm	65nm		45nm	32nm	22nm
ASIC 1/2 Pitch	107nm	80nm		65nm	45nm	32nm
Year of Production	2003	2005		2007	2010	2013
Tool (λ) front-up / high Vol.	193nm	193nm (Hi	NA)	157nm	EUV (13,4nm)	EUV (13,4nn
Tool (λ) altern. / Iow Vol.				EPL/LEEPL, EBDW	EPL/LEEPL, EBDW	EPL/LEEPL, EBDW
Mask Types	COG, HTPSM	COG, HTPSM CPL / 3To		COG, HTPSM, CPL / 3Tone	Multilayer reflection Masks	Multilayer reflection Masks
Resist	single layer resist	bi-layer-res resist shri process	nk	bi-layer-resist, ultra-thin resist, hardmask	bi-layer resist	bi-layer resis
Enhancement	rule based and model based OPC, SRAF	model bas OPC, SRAF	ed	model based OPC, SRAF	OPC	OPC
		Cost increase				
	Optical L	Litho Next Generation Litho (NG				




- Shrink wavelength of exposure light:
  - 248nm manufacturing
  - 193nm development
  - 157nm pathfinding
  - 13nm/EUV research
- EUV light does not transmit through glass or air
- -> EUV is a disruptive technology






#### Technology Challenge - Litho Tool Costs Is lithography still affordable ?






#### Technology Challenge - Mask Set & Die Cost





## **EUV Lithography - First Results**

**First Dielectric Etches with EUV Patterned Resist** IFX CPR NP: M. Engelhardt



Page 27

Oldenburg July 11th, 2003



Low-k

Sönke Mehrgardt Oldenburg July 11th, 2003



Wiring Capacitance C<sub>wire</sub> Sönke Mehrgardt Oldenburg July 11th, 2003

k - dielectric constant L - wire length h & w - wire height & width d - distance to neighboring wires Benefits of lowering k value: + Reduction of RC delay RC ~  $\rho * \mathbf{k} * L^2$ 

- + Reduction of power dissipation V - power supply voltage f<sub>c</sub> - clock frequency  $\tilde{C}_{aes}$  - total capacitance:  $C_{device}$  +  $C_{wire}$
- + Reduction of cross talk noise in hybrid scheme ( $k_{metal} < k_{via}$ )

 $V_{\sim} \sim C_{II} / C_{wire}$ 

 $P \sim C_{ges} V^2 f_c$ 

**k** \* L \* f (h, w, d)



Page 30

#### **Technology Challenge - Metal Dielectric** Low k Inter- & Intrametal Dielectric Materials

- Si-Oxide (Si-O bonds)
  k ~ 4
- C-doped Oxide (CVD low k, Coral, BD)
  k ~ 2.9
- SOD organic polymers (SiLK, C-H bonds) k ~ 2.6
- Teflon (C-F bonds, 'lowest bulk k')
  k ~ 2
- Vacuum / Airk ~ 1


k < 2 ===> Porous Dielectrics

"How to bring holes into Swiss Cheese ?"



# **Technology Challenge - Metal Dielectric SiLK**





Average Pore size ~ 16nm Dielectric constant ~ 2.20 Modulus (GPa) ~ 2.7 Hardness (GPa) ~ .16

p-SiLK V8


**Dow Chemical** 

Oldenburg July 11th, 2003 Page 31



# **Technology Challenge - Metal Dielectric SiLK**

# Porous low k Integration



IMEC

Average pore size V7 25nm

Vfinal < 10nm

Page 32

July 11th, 2003



#### High-k

Sönke Mehrgardt Oldenburg July 11th, 2003




# **Technology Challenge - Gate Dielectric**

- Gate oxide today: only 5 (!) monolayers (16 Angström)
- 10 12 A needed for 65nm technology according to scaling theory
- but tunneling current through gate oxide exceeds 'normal' current!!
- ⇒ unacceptable high standby leakage (low power requirements!)
- gate dielectric materials with higher dielectric constant (then oxide) needed, which allow to further reduce the electrical layer thickness while increasing the physical one (which reduces gate tunneling current)
- high k materials urgently needed for further device scaling

	Technology Challenge - Gate Dielectric Potential High k Gate Dielectric Materials					
[		0.44 5	NdAIO	22.5		
	- •	8-11.5	U U	22.5		
3.9	·· ) =		0	25		
	· · · ·	200-300	Si <sub>3</sub> N <sub>4</sub>	7		
	BeAl <sub>2</sub> O <sub>4</sub>	8.3-9.43	SmAIO <sub>3</sub>	19		
	CeO <sub>2</sub>	16.6-26	SrTiO <sub>3</sub>	150-250		
	CeHfO₄	10-20	Ta <sub>2</sub> O <sub>5</sub>	25-45		
	I					
	0 0 1	22.5		86-95		
	0	26-30	-			
	Hf silicate	11	$Y_2O_3$	8-11.6		
	$La_2O_3$	20.8	Y <sub>x</sub> Si <sub>y</sub> O <sub>z</sub>			
		23.8-27	ZrO <sub>2</sub>	22.2-28		
	LaScO <sub>3</sub>	30	Zr-Al-O			
	$La_2SiO_5$		Zr silicate	11-12.6		
	MgAl <sub>2</sub> O <sub>4</sub>	8.3-9.4	(Zr,Sn)TiO₄	40-60		
	ence 3.9	Potential Al <sub>2</sub> O <sub>3</sub> Al <sub>2</sub> Si <sub>y</sub> O <sub>2</sub> (Ba,Sr)TiO <sub>3</sub> BeAl <sub>2</sub> O <sub>4</sub> CeO <sub>2</sub> CeHfO <sub>4</sub> CoTiO <sub>3</sub> /Si <sub>3</sub> N <sub>4</sub> EuAlO <sub>3</sub> HfO <sub>2</sub> Hf silicate La <sub>2</sub> O <sub>3</sub> LaAlO <sub>3</sub> LaScO <sub>3</sub> La <sub>2</sub> SiO <sub>5</sub>	Potential High k Gate ance 3.9 $A_{l_2}O_3$ 8-11.5 $A_{l_x}Si_yO_z$ (Ba,Sr)TiO <sub>3</sub> 200-300 BeAl_2O_4 8.3-9.43 CeO_2 16.6-26 CeHfO_4 10-20 CoTiO_3/Si_3N_4 EuAlO_3 22.5 HfO_2 26-30 Hf silicate 11 La_2O_3 20.8 LaAlO_3 23.8-27 LaScO_3 30 La_2SiO_5	$\begin{array}{c c} \textbf{Potential High k Gate Dielectric Matrix}\\ \textbf{Al}_{2}\textbf{O}_{3} & \textbf{8-11.5} \\ Al_{x}Si_{y}O_{z} \\ (Ba,Sr)TiO_{3} & 200\text{-}300 \\ BeAl_{2}O_{4} & \textbf{8.3-9.43} \\ CeO_{2} & 16.6\text{-}26 \\ CeHfO_{4} & 10\text{-}20 \\ CoTiO_{3}/Si_{3}N_{4} \\ EuAlO_{3} & 22.5 \\ \textbf{HfO}_{2} & \textbf{26-30} \\ \textbf{Hf silicate} & \textbf{11} \\ \textbf{La}_{2}\textbf{O}_{3} & \textbf{20.8} \\ LaAlO_{3} & 23.8\text{-}27 \\ LaScO_{3} & 30 \\ \textbf{La}_{2}SiO_{5} \end{array} \qquad \begin{array}{c} NdAlO_{3} \\ PrAlO_{3} \\ SmAlO_{3} \\ SmAlO_{3} \\ SmAlO_{3} \\ SmAlO_{3} \\ SmAlO_{3} \\ \textbf{SmAlO}_{3} \\ \textbf$		

\*C.A. Billmann et al, MRS Spring Symposium, 1999, \*R.D. Shannon, J. Appl. Phys. 73, 348, 1993

Sönke Oldenburg July 11th, 2003





### **Technology Challenge - Gate Dielectric** High k Gate Dielectrics: Status & Major Issues today

- best reproducible thicknesses today 12A EOT (21A Tox\_inv),
  >> HfSiON << e.g. TI, AMD</li>
- leakage goal realized in few isolated cases with significant drawbacks for mobility, Vt-shift, and reliability
- mobilities around 30 80%, depending on field & measurement conditions and techniques
- Vt adjustment not possible yet (esp. for pFET) due to traps & charges
- dielectric reliability is major issue
- high k dry/wet etching in development
- integration scheme for triple gate oxide not finalized




#### **Future Technologies**


Sönke Mehrgardt Oldenburg July 11th, 2003



## Interconnects: Yesterday and Today








Yesterday: 350nm, 3 Layers


Today: 130nm, 10 Layers




#### Interconnects: Tomorrow



Source: IBM



Source: Infineon, CD=35nm





Source: Infineon, CD=70nm

Sönke Mehrgardt Oldenburg July 11th, 2003



# Technology Challenge - Device Off Current Novel Devices: Example Tri-Gate - SOI





- Three gates control an ultrathin Si film -> improved SCE
- Opens scaling opportunity down to Lg ~ 10nm

Sönke Mehrgardt Oldenburg July 11th, 2003

Page 41

BUT very difficult to integrate

[R. Chau, Intel, SSDM 2002]



#### Carbon Nanotubes:

Extending Moore's Law Beyond the End of the Roadmap


Sönke Mehrgardt Oldenburg July 11th, 2003 Length: microns - millimeters diameter: 1-30 nm electrical conductivity: metallic or semiconducting ballistic electron transport

current density: 10<sup>9</sup> A/cm<sup>2</sup>

e-modulus: 1000 Gpa  $\rightarrow$  elastic elongation of 40% thermal conductivity: >3000W/m/K



## Carbon Nanotubes: Electronic Devices and Wiring




Page 43

Oldenburg




## **Carbon Nanotubes: Vertical Interconnects**




Sönke Mehrgardt Oldenburg July 11th, 2003



## **Carbon Nanotubes: Vertical Interconnects**








Source: G. S. Düsberg, A. P. Graham, M. Liebau, R. Seidel, E. Unger, F. Kreupl, W. Hönlein, Nano Lett. 2003, 3, 257-239

July 11th, 2003 Page 45

Sönke Mehrgardt Oldenburg



#### Carbon Nanotube Logo





#### Biochips

Sönke Mehrgardt Oldenburg July 11th, 2003



## Infineon's activities in the biochip sector

#### **Optical biochips**

- Flow-Thru-Chip: Based on specially developed silicon process
- Used in drug development
- Partnership with Metrigenix
- Products available

#### **Electronic biochips**

- Fully electronic DNA-chip: Integrated analysis electronics
- To make medical diagnosis in hospitals and in medical practices less costly, faster and more efficient
- Partnerships from Sibanat project
- First prototypes available (announcement in March 2002)

#### **Neuro-Chips**

Neuro-Chip: Measurement of electrical activity of living cells

Advalytix (Germany), Metrigenix (USA), Febit (Germany)

- Scientific cooperation with Max Planck Institute, Martinsried, Germany
- First demonstrator available (announcement in February 2003)

#### Share in startup companies in the biochip sector



#### Applications for biochips

#### Today

Biochips accelerate the selective development of medicines (development of new drug substances in large pharmaceutical laboratories).

#### Medium-term

Biochips can make medical diagnosis in hospitals and in medical practices cheaper, faster and more efficient.

#### Long-term

Biochips will permit personalized, individual medication.



#### **Optical Flow-Through**

Sönke Mehrgardt Oldenburg July 11th, 2003



# **Optical biochips**

# System solution for drug development and diagnostics

- Through a partnership with Metrigenix Inc., a biochip system solution has been established.
- The system includes biochips with defined or customized content, hybridisation unit, detection unit and analysis software.
- Biochip is based on Infineons' porous silicon.
- First applications are in the field of drug development, further developments will permit diagnosis and individual medication.






## based on Infineons' porous silicon

- Substrate is fabricated using an electrochemical etch process compatible with Infineon's semiconductor processes and mass production capabilities.
- Microstructured pores have a diameter of 10 µm, that is a tenth of a human hair.
- 1 Million pores on one square centimeter.
- Oligonucleotides are attached to the walls of the channels.

As a result we have a very high surface area which contributes to the sensitivity and robustness of our solution.

 Reagents are pumped through the pores (flow-thru technology) accelerating analysis time.







# **Optical biochips**

# Application in drug development and diagnostics

- The flow-thru chip will accelerate the drug development process. Chip technologies have the potential to shorten the development time for new drugs of 12-15 years by 1-2 years.
- First applications are in the field of oncology (e.g. lung cancer, breast cancer), inflammation and neural degeneration (e.g. Alzheimer).
- The flow-thru chip will be further developed to accelerate diagnosis (e.g. differentiation of cancer subtypes) and to permit for individualized medication.









Page 54

#### **Electronic DNA-Chip**



# Fully electronic DNA-chip First Biochip with integrated electronics




- Robust & easy operation of electrical systems
- Optical components are completely avoided and replaced by inexpensive electrical components
  - Access to new fields of application, new markets (e.g. diagnosis in hospitals and doctors' offices)

operation stems

70




# Fully electronic DNA-chip Detection principle



Sönke Mehrgardt Oldenburg July 11th, 2003 Nucleotides are attached to the Au electrodes on a passivated CMOS surface. Matching of labeled DNA changes enables an electrochemical redox reaction. Signal processing is used to extract the biological information.



# Fully electronic DNA-chip Initial results



Sönke Mehrgardt Oldenburg July 11th, 2003



#### Neuro Chip


Sönke Mehrgardt Oldenburg July 11th, 2003



# Neuro-Chip

# Infineon's chip for neurobiology and drug discovery

- Non-invasive long-term recording of nerve cells
- Applications in neurobiology and drug discovery



Snail cell grown on the biocompatible surface of the Neuro-Chip



## Neuro-Chip Chip properties

- The chip holds  $128 \times 128$  sensors in an area of  $1 \times 1$  mm<sup>2</sup>.
- Infineon has extended a standard CMOS-process by a biocompatible surface layer.




Sensor area (grey) and on-chip preamplifier (brown)


- Each sensor contains an electronic circuit with a unique self-calibration mechanism, a key technique for high-density sensor integration.
- The sensor's non-invasive recording method maintains the viability of the biological tissue over a long period of time.



# Neuro-Chip Successful biological measurements

 Infineon has been collaborating since mid-2000 with researchers at the Max-Plank-Institute for Biochemistry in Martinsried (Munich).






 In the field of neurological drug development, the Neuro-Chip will enable tests of the effects of new pharmaceuticals on living neurons.

Sönke Mehrgardt Oldenburg July 11th, 2003



#### **Basic Bio-Electronic Loop**

Electronic Stimulation  $\rightarrow$  Synaptic Transmission  $\rightarrow$  Electronic Recording



Sönke Mehrgardt Oldenburg July 11th, 2003


Page 62

M. Jenkner, P. Fromherz, Interfacing a Silicon Chip to Pairs of Snail Neurons connected by Electrical Synapses Biol. Cybernetics 84, 239-249 (2001)



Page 63


#### Power Supply






# Self-powered Intelligent Sensor Systems Smart Labels (Transponder)

RF-ID tags for logistics in production, retailing and leasing





Infineon


Magnetic Coupling 

- low-cost
- passive
- data read- and writeable
- operation range 5 cm to 1 m

Sönke Mehrgardt Oldenburg July 11th, 2003




# Self-powered Intelligent Sensor Systems Piezoelectric Converter



- Energy from sensed process sufficient for transmitting signals
- Ultra-low power processor and transmitter
- Radio link: 30 m operation range in buildings, 300 m in the open air




# Ambient Energy Conversion Energy from Light: Flexible Solar Cells



Sönke Mehrgardt Oldenburg July 11th, 2003



# Ambient Energy Conversion **Temperature Differences in Our Environment**



Sönke Mehrgardt Oldenburg July 11th, 2003




Page 68

Miniaturised thermogenerators convert a heat flux into electrical energy




# **Ambient Energy Conversion Thermoelectric Generator in CMOS**






# Ambient Energy Conversion Thermogenerator in CMOS: Measured Output Power





# Ambient Energy Conversion Textile Integration of Thermogenerators





## **Energy Storage: Textile Batteries**



[ POLY=] polymere base [ =MET ]


metal coated

electrode
 → very large electrode surface through textile structure

+

- $\rightarrow$  increased energy density (115Wh/kg)
- $\rightarrow$  battery thickness: ~0.3mm

Conventional



POLYMET



Page 72





# "Never stop thinking"